Introduction
It is well-known that the MOSFET degradation after CHC and NBTI stress is due to the increment of interface states (ΔN it ) and oxide trapped charges (ΔN ot ). Early researches thought that CHC-induced MOSFET degradation refers to the breaking of Si-H bonds to increase N it and N ot [1] [2] . Some researches indicated that hole trapping is dominant for NBTI-induced MOSFET degradation. Their recovery effect also catches much attention [3] [4] . The mechanisms of degradation and recovery are involved with trapping and detrapping of N ot and N it . Most of the researches followed reaction-diffusion model (R-D model) and confirmed that the H related species are due to the breaking of Si-H bonds to induce N ot or N it and are a critical mechanism [5] [6] . The cause is supposed that the Si-H bonding force is so weak to easily make Si dangling bond and the H related species may diffuse into gate dielectric to create more N ot . However, for detrapping or recovery, there is no acceptable model that can be applied. Recently, a research revealed that bake at 325 o C after NBTI stress will produce full recovery, but the major mechanism is still unclear [7] . The degradation or recovery effects of MOSFET properties seem not entirely assure to come from the variation of the broken Si-H bonds. In 2009, our study indicated that ΔN it can be clearly recovered with high temperature annealing [8] . So, it is necessary to further understand the recovery effect in 65 nm node and beyond.
In this work, both CHC and NBTI stresses are checked to investigate the recovery mechanism with different temperature annealing. The variations of threshold voltage (V t ), saturation current (I dsat ), and transconductance (g m ) of pMOSFETs were measured. By using subthreshold swing method (SS method), the variations of interface state density (ΔD it ) are also estimated.
Experiment and result discussions
All the tested pMOSFETs were fabricated using 65 nm process of UMC. The gate oxide is SiON with oxide thickness (T ox ) of 19.5 Å. The gate width/length (W/L) is equal to 10/0.06 (μm). The CHC and NBTI stress conditions are performed at stress voltage (V stress ) = -1.8 V and 125 o C. Annealing treatment (AT) includes 100 % N 2 (AT1) and 95 % N 2 + 5 % H 2 (AT2) and annealing conditions were performed at 250, 300, 350, and 400 o C for 30 min. Figure 1 shows CHC and NBTI stress-induced I dsat degradation on pMOSFETs at -1.8 V and 125 o C. Clearly, CHC stress is worse than NBTI stress. Figure 2 shows the comparison of g m degradation in CHC and NBTI with the same stress condition. The results show that g m degradation induced by CHC is worse than that of NBTI. It means that the large quantity ΔN it should occur in CHC case. Respectively, Figs. 3 and 4 show the comparisons between ΔV t (i.e., V t shift) and ΔD it on pMOSFETs during CHC and NBTI stress under stress condition of -1.8 V and 125 o C. The ΔD it is extracted by using SS method. From Figs. 3 and 4 , the degradation trends of ΔV t and ΔD it are so similar for CHC and NBTI stress modes. So, it is safely thought that ΔN it dominates pMOS-FET degradation after CHC and NBTI stress. Figure 5 shows the characteristics of I dsat -V g on fresh (unstressed) pMOSFETs before and after anneal, which shows the AT did not change the properties of unstressed pMOSFETs.
By measuring the curves of I dsat -V g , Figs. 6 and 7 respectively show the comparisons of recovery ratio of N 2 and H 2 incorporation (i.e., AT1 and AT2) with different annealing temperatures in CHC and NBTI cases. Recovery ratio is calculated from I dsat of (Anneal-Stress)/(Fresh-Stress). Compared between Figs. 6 and 7, it is found that AT2-induced pMOSFET recovery is likely better in CHC than AT1, but this situation is not showed in NBTI.
On the other hand, Figs. 8 and 9 show the curves of g m -V g after CHC and NBTI stress under different measurement points including Fresh, Stress, and Anneal. Recovery ratio is about 116.20 % and 83.44 % in AT2 of 400 o C, respectively for CHC and NBTI cases. It is known that the g m characteristic is correlated with the ΔN it at the SiON/Si-bulk interface. ΔN it seems to be easily recovered under high temperature annealing. Then, by using SS method, Figs. 10 and 11 reveal that ΔV t recovery is apparently dependent on ΔD it recovery after anneal. This cause may be due to the H related species staying near the SiON/Si-bulk interface. The results are contrary to the viewpoint of standard R-D model [5] . The standard R-D model may be carefully reexamined. Figure 12 shows the hydrogen (H) concentration profiles of this work and standard R-D model. In R-D model, the assumptions of regarding the initial condition of the H concentration is zero and certain boundary is zero just did not reflect the real situation [9] . In this work, the initial condition is modified and the H concentration increases from SiON/Si-bulk to SiON/poly-Si interface. Also, the boundary condition is modified at the situation of finite oxide thickness. Moreover, as for the slope (n value) variations of degradation (e.g. ΔV t ), they may be only due to different bonding energy resulted from strained bonding [10] .
Conclusions
In this article, CHC and NBTI-induced pMOSFET degradation is almost recovered after high temperature anneal. The results prove that ΔN it can be recovered and dominates the improvement of pMOSFET properties. Thus, the recovery of large quaintly ΔN it after anneal is conjectured to be due to most of the H related species staying near the SiON/Si-bulk interface. So, this work is considered that only reaction-limited regime takes place during the degradation and recovery phases, minor or no diffusion-limited regime has occurred simply maybe because the H related species are abundant around the interface. The assumptions of regarding the initial condition of the concentration of the H related species is zero and certain boundary is zero just did not reflect the real situation. 
